ÄãºÃ£¬»¶Ó­À´µ½¾­¹ÜÖ®¼Ò [µÇ¼] [×¢²á]

ÉèΪÊ×Ò³ | ¾­¹ÜÖ®¼ÒÊ×Ò³ | Êղر¾Õ¾

PLLµÄÓ¦ÓÃÓëÑо¿_ͨÐŹ¤³ÌרҵÂÛÎÄ·¶ÎÄ

·¢²¼Ê±¼ä£º2015-01-24 À´Ô´£ºÈË´ó¾­¼ÃÂÛ̳
ͨÐŹ¤³ÌרҵÂÛÎÄ Ä¿ ¼ Õª Òª¢ñ 1 Ð÷ÂÛ1 1.1 ËøÏà»·µÄÑо¿±³¾°1 1.2 ËøÏà»·µÄ·¢Õ¹ÀúÊ·1 1.3 ¹úÄÚÍâ·¢Õ¹ÏÖ×´3 1.4 ±¾ÂÛÎĵÄÖ÷ÒªÑо¿ÄÚÈÝ4 2 ËøÏà»·µÄÓ¦ÓÃ5 2.1 ƵÂʺϳÉ5 2.2 Æ«ÒƵļõС5 2.3 ʱÖÓ²úÉúÆ÷6 2.4 ʱÖÓÊý¾Ý»Ö¸´µç·6 3 ËøÏà»·µÄÖÖÀà7 3.1 Ä£ÄâËøÏà»·7 3.2 Êý×ÖËøÏà»·7 3.3 »ìºÏËøÏà»·7 3.4 Èí¼þËøÏà»·7 4 ËøÏà»·µÄ»ù±¾ÀíÂÛºÍPLLµç·µÄÉè¼Æ9 4.1 ËøÏà»·µÄ»ù±¾Ô­Àí9 4.2 PLLµç·µÄÉè¼Æ9 4.2.1 ¼øÏàÆ÷PD10 4.2.2 »·Â·Â˲¨Æ÷12 4.2.3 ѹ¿ØÕñµ´Æ÷VCOµÄÉè¼Æ13 4.2.4 ·ÖƵÆ÷µÄÉè¼Æ14 5 ×ܽá17 ²Î¿¼ÎÄÏ×18 л´Ç19 ÕªÒª ËøÏà»·ÈÕÒæ¹ã·ºµØÓ¦ÓÃÓÚͨѶ¡¢Î¢´¦ÀíÆ÷ϵͳÖУ¬²¢ÇÒËæ׿¯³Éµç·µÄ·¢Õ¹ÒÔ¼°SOC¼¼ÊõµÄ³öÏÖ£¬¼º¾­³ÉΪ³¬´ó¹æÄ£¼¯³Éµç·Öв»¿É»òȱµÄÄ£¿é¡£ÌرðÊÇÎÞÏßͨѶ¡¢¸ßËÙ´¦ÀíÆ÷µÈÁìÓò£¬¶ÔËøÏà»·µç·µÄÐÔÄÜÌá³öÁËÔ½À´Ô½¸ßµÄÒªÇó£¬ËøÏà»·µç·¹¤×÷ÔÚ¸ßËÙ»·¾³Ï¼º³ÉΪµ±Ç°µÄÒ»´óÌôÕ½¡£ ±¾ÎÄÔÚ¶ÔËøÏ༼ÊõµÄ·¢Õ¹ÀúÊ·ºÍÑо¿ÏÖ×´µ÷²éµÄ»ù´¡ÉÏ£¬×ܽáÁËËøÏà»·µÄ¸÷ÖÖʵ¼ÊÓ¦ÓúͷÖÀ࣬´ÓËøÏàϵͳµÄ¹¤×÷Ô­ÀíÈëÊÖ£¬¶ÔËøÏà»·µÄ¸÷²¿·Ö¹¦ÄÜÁËÉîÈëµÄ·ÖÎö£¬²¢¸ø³öÁ˸÷²¿·Öµç·µÄ¾ßÌåÉè¼Æ¡£ ¹Ø¼ü´Ê:ËøÏà»·£¬Ñо¿£¬Ó¦Ó㬼øÏàÆ÷ Application and research of PLL Abstract Phase locked loop(PLL) has been widely implemented in communication and microprocessor system, and it has became the required module in the VLSI along with the development of IC and SOC technology. Especially in the realm of wireless communication and high speed processor, the higher requirement for PLL circuit performance is proposed. Therefore, the PLL circuit performance on the high-speed condition is challenged currently. The paper is base on the research for the PLL technology development history and current state, summarizing the various application and classification of PLL. Analyzing the function of every parts of PLL from the perspective of PLL system working principle. Finally, we implement the circuit design of PLL. Key words£ºPhase locked loop£¬research£¬application£¬PD
¾­¹ÜÖ®¼Ò¡°Ñ§µÀ»á¡±Ð¡³ÌÐò
  • ɨÂë¼ÓÈë¡°¿¼ÑÐѧϰ±Ê¼ÇȺ¡±
ÍƼöÔĶÁ
¾­¼ÃѧÏà¹ØÎÄÕÂ
±êÇ©ÔÆ
¾­¹ÜÖ®¼Ò¾«²ÊÎÄÕÂÍƼö