ÄãºÃ£¬»¶Ó­À´µ½¾­¹ÜÖ®¼Ò [µÇ¼] [×¢²á]

ÉèΪÊ×Ò³ | ¾­¹ÜÖ®¼ÒÊ×Ò³ | Êղر¾Õ¾

»ùÓÚDDS¼¼ÊõµÄÈÎÒⲨÐη¢ÉúÆ÷ÔÚFPGAÉϵÄʵÏÖ_ͨÐŹ¤³ÌרҵÂÛÎÄ

·¢²¼Ê±¼ä£º2015-01-24 À´Ô´£ºÈË´ó¾­¼ÃÂÛ̳
ͨÐŹ¤³ÌרҵÂÛÎÄ Ä¿ ¼ Ç°¡¡ÑÔ1 µÚ1Õ DDSϵͳ¸ÅÊö2 1.1 DDS·¢Õ¹ÀúÊ·2 1.2 DDSÌصãºÍÓÅÊÆ3 1.3 DDSϵͳ¼òÊö4 1.4±¾ÎĵÄÖ÷Òª¹¤×÷6 µÚ2Õ ¿É±à³ÌµÄƬÉÏϵͳSOPC7 2.1 SOPCϵͳ½éÉÜ7 2.2 FPGAÏÖ³¡¿É±à³ÌÃÅÕóÁÐ8 µÚ3Õ DDSµÄ»ù±¾Ô­ÀíÓë½á¹¹¿ò¼Ü13 3.1 DDS»ù±¾Ô­Àí13 3.2 DDS»ù±¾¿òͼ13 µÚ4Õ DDSÐźŷ¢ÉúÆ÷µÄÉè¼Æƽ̨15 4.2 Ó²¼þƽ̨½éÉÜ16 4.3 Éè¼ÆËùÓÃÆ÷¼þ½éÉÜ17 µÚ5ÕÂDDSÐźŷ¢ÉúÆ÷µÄÉè¼ÆʵÏÖ19 5.1 ÕýÏÒ²¨·¢ÉúÄ£¿éµÄÉè¼Æ19 5.2 Èý½Ç²¨·¢ÉúÄ£¿éµÄÉè¼Æ21 5.3 ¾â³Ý²¨·¢ÉúÄ£¿éµÄÉè¼Æ23 5.4 ·½²¨·¢ÉúÄ£¿éµÄÉè¼Æ24 5.5 Éè¼ÆÖÐÓõ½µÄÆäËüÄ£¿é¼°Æ书ÄÜ·ÖÎö25 µÚ6Õ ʵÑé½á¹û¼°·ÖÎö27 6.1 ·ÂÕ沨ÐÎ27 6.2 Éè¼Æ½á¹û²¨ÐÎ28 6.3 ½á¹û·ÖÎö30 6.3.1 ÕýÏÒ²¨Ä£¿é½á¹û·ÖÎö30 6.3.2 Èý½Ç²¨Ä£¿é½á¹û·ÖÎö33 6.3.3 ¾â³Ý²¨Ä£¿é½á¹û·ÖÎö36 6.3.4 ·½²¨Ä£¿é½á¹û·ÖÎö38 ½á ÂÛ41 ²Î¿¼ÎÄÏ×43 Ö л45 ¸½ ¼46 ÍâÎÄ·­Òë52 Õª Òª Ä¿Ç°£¬»ùÓÚÖ±½ÓÊý×ÖƵÂʺϳÉ(Direct Digital Frequency Synthesis¼ò³ÆDDS)¼¼ÊõµÄÈÎÒⲨÐη¢ÉúÆ÷ÔÚÉè¼ÆÉ϶à²ÉÓÃFPGA½áºÏ΢´¦ÀíÆ÷оƬµÄÐÎʽ¡£DDS²¿·Ö¹¦ÄÜÓÉFPGAÀ´ÊµÏÖ£¬Î¢´¦ÀíÆ÷оƬÓÃÓÚÍê³É¿ØÖƹ¦ÄÜ£¬ÕâÖֽṹµç·¸´ÔÓ£¬¿ª·¢ÖÜÆÚ³¤£¬ÏµÍ³µÄÈíÓ²¼þÉý¼¶Ò²´æÔÚÀ§ÄÑ¡£¿É±à³ÌƬÉÏϵͳ£¨SOPC£©Éè¼ÆÊÇÒ»¸öոеġ¢¸»ÓÐÉú»úµÄǶÈëʽϵͳÉè¼Æ·½Ïò£¬Ç¶Èëʽ¼¯³É»¯Éè¼ÆÕý³ÉΪµç×ÓÁìÓò·¢Õ¹µÄÒ»¸öÖØÒª·½Ïò¡£±¾ÎÄÀûÓÃSOPC¼¼ÊõÑо¿ÔÚµ¥Æ¬FPGAÉÏʵÏÖÈÎÒⲨÐη¢ÉúÆ÷µÄ¿ÉÐÐÐÔ¡£ ÂÛÎÄÒÔAltera¹«Ë¾µÄEP1C6Q240C6оƬΪSOPCϵͳµÄÔØÌ壬°ÑÈÎÒⲨÐη¢ÉúÆ÷µÄDDSÄ£¿é¼¯³Éµ½µ¥Æ¬FPGAоƬÄÚ²¿£¬Éè¼ÆÁËÄܹ»Êä³öÕýÏÒ²¨¡¢·½²¨¡¢¾â³Ý²¨µÈ²¨ÐεÄÈÎÒⲨÐη¢ÉúÆ÷¡£ ÎÄÖÐÊ×ÏÈ̽ÌÖÁËDDSµÄ¹¤×÷Ô­Àí£¬È»ºóÔÚ¶ÔÈÎÒⲨÐη¢ÉúÆ÷½øÐÐÐèÇó·ÖÎöµÄ»ù´¡ÉÏ£¬È·¶¨ÁËÈÎÒⲨÐη¢ÉúÆ÷µÄ×ÜÌå·½°¸£¬×îºó£¬¶ÔʵÑé½á¹û½øÐÐÁË·ÖÎö£¬²¢Ìá³öÁ˸ĽøÒâ¼û¡£ ʵÑé½á¹û±íÃ÷£ºËùÉè¼ÆµÄ»ùÓÚDDSµÄÈÎÒⲨÐη¢ÉúÆ÷Äܹ»ÊµÏÖ¹æÔò²¨ºÍÈÎÒⲨÐεÄÊä³ö£¬²¨ÐÎÐÔÄÜ´ïµ½ÁËÉè¼ÆÒªÇ󣻿ÉÒÔÓÃÔÚÒªÇó²¨ÐÎÁ¬Ðøƽ»¬Êä³öµÄÌØÊⳡºÏ£¬½â¾öÁËÄ¿Ç°µÄÈÎÒⲨÐη¢ÉúÆ÷Ëù´æÔÚµÄÕâÒ»ÎÊÌ⣻²ÉÓÃSOPC ¼¼ÊõÔÚµ¥Æ¬FPGAÉÏʵÏÖÈÎÒⲨÐη¢ÉúÆ÷ÊÇ¿ÉÐеģ¬¿É´ó´ó¼õ»¯ÏµÍ³µç·£¬¾ßÓм¯³É¶È¸ß¡¢Îȶ¨ÐԺúÍÀ©Õ¹ÐÔÇ¿µÈÓŵ㡣 ¹Ø¼ü´Ê£ºÈÎÒⲨÐη¢ÉúÆ÷£¬FPGA£¬SOPC£¬DDS£¬Quartus¢ò£¬²¨ÐÎÊý¾ÝROM The ACTUALIZE OF SIGNAL GENERATOR ON FPGA BASED ON DDS ABSTRACT At the present time, the structure of FPGA(Field Programmable Gate Array)combining with microprocessor chip is frequently adopted in the design of the AWG(Arbitrary Waveform Generator) based on DDS(Direct Digital Frequency Synthesis).DDS module is realized in FPGA and the control function is finished by microprocessor. That structure has such defects as complicated hardware circuit, long developing period and difficult upgrade in both software and hardware. The design of SOPC(System on a Programmable Chip) is a piece of new and vital research field for embedded system. At the same time, embedded and integrated design is becoming an important developmental orientation in electron field. This paper intended to study the feasibility of realizing Arbitrary Waveform Generator in single FPGA chip by adopting SOPC technique. In this paper, the EP1C6Q240C6 chip produced by Altera Ltd is used as carrier of SOPC, the DDS module is integrated into single FPGA chip, the finished Arbitrary Waveform Generator can output sine waveform, square waveform, saw tooth waveform and so on Firstly, the DDS working theory is discussed, secondly, the general design scheme of AWG is given on the base of making requirement analysis finally ,the experimental results will be analyzed and the concerning improving advice was given. The experimental result indicates that AWG based on DDS can output regular waveform and arbitrary waveform, which meets the designed requirement. The adoption of SOPC in the design of AWG is feasible, which enormously simplifies the system¡¯s circuit, making the system many merits like high integrated degree, fine stability, strong expansibility and so on. KEY WORDS£ºArbitrary Waveform Generator, Field Programmable Gate Array, System on a Programmable Chip, Direct Digital Frequency Synthesis£¬Quartus¢ò£¬waveform table
¾­¹ÜÖ®¼Ò¡°Ñ§µÀ»á¡±Ð¡³ÌÐò
  • ɨÂë¼ÓÈë¡°¿¼ÑÐѧϰ±Ê¼ÇȺ¡±
ÍƼöÔĶÁ
¾­¼ÃѧÏà¹ØÎÄÕÂ
±êÇ©ÔÆ
¾­¹ÜÖ®¼Ò¾«²ÊÎÄÕÂÍƼö